

**EDA360 Insider**

*The Way Forward for Electronic Design*  
by Steve Leibson

**3D Thursday: Hybrid Memory Cube—wide I/O only more so—gets an industry consortium**

Posted on [October 13, 2011](#)

Back in August, I wrote about the 3D SDRAM assembly called the Micron Hybrid Memory Cube (HMC, see “[Want to know more about the Micron Hybrid Memory Cube \(HMC\)? How about its terabit/sec data rate?](#)”) and I called it a “killer app” for 3D IC assembly. Last week, founding members Micron and Samsung announced the Hybrid Memory Cube Consortium ([HMCC](#)) dedicated to expanding capabilities of the next generation of memory-based solutions.” Current “Developer Member” companies include Altera, Micron, Open-Silicon, Samsung, and Xilinx. Although the technology scales down memory goals of the group are not scaled down at all:



“With performance levels that break through the memory wall, Hybrid Memory Cube represents the key to extending network system performance to push through the challenges of new 100G and 400G infrastructure growth. Eventually, HMC will drive exascale CPU system performance growth for next generation HPC systems.”

ADVERTISEMENT

Please share this now!

Share

Like this:

Like

Be the first to like this post.

**About sleibson2**

EDA360 Evangelist and Marketing Director at Cadence Design Systems (blog at <http://eda360insider.wordpress.com/>)

[View all posts by sleibson2 →](#)

[permalink.](#)

---

**EDA360 Insider**

*Theme: Twenty Ten    Blog at WordPress.com.*